INTERNATIONAL WEBSITES
|
SOLVNET
China
简体中文
Japan
日本语
United States
English
International Office Locations
Home
Tools
Verification
AMS Verification
Circuit Simulation
HSPICE
Datasheets
Datasheets
HSPICE TIPS WEBINAR
Reduce simulation time without compromising HSPICE gold-standard accuracy
HSPICE MINI DEMOS
See how HPP technology and StatEye analysis can speed up simulation of analog circuits!
HSPICE HPP WEBINAR
Accelerate analog simulation with HSPICE Precision Parallel technology
DAC 2011: AMS DINNER VIDEOLOG
SPICE Up Your Chip: Achieving Fast, Accurate AMS Verification
News
Synopsys Collaborates with Sigrity to Accelerate Signal Integrity Analysis
eSilicon Selects Synopsys' Custom IC Design Solution and Tapes Out 28-nm Designs
Synopsys and GLOBALFOUNDRIES Collaborate to Deliver 65nm iPDKs
Synopsys Custom Design Solution Enables Moortec Semiconductor to Tape Out....
Synopsys and TSMC Collaborate to Deliver Custom Design Solution for 28nm....
Synopsys Mixed-signal Verification Solution Delivers 5X Speed-up at Amlogic
HSPICE Precision Parallel Technology Delivers Up to 7X Speed-up for AMS Designs
More
All Synopsys News
Articles
How VHDL designers can exploit SystemVerilog
Synopsys tries to organize its efforts in EDA multiprocessing
Verify SoCs Faster And More Predictably With SystemVerilog And Constrained-Random Stimuli
VMM application packages- the next level of productivity
IC verification key: ‘Do it step by step, don’t cut corners’
Nightmares in Functional Verification
Future Verification Appears Uncertain
More
Blogs
Analog Insights
A View from the Top: A System-Level Blog
On Verification: Software-to-Silicon
The Standards Game
Verification Martial Arts
More
Success Stories
Etron Achieves First-Silicon Success of USB3.0 SoC Using Synopsys Proven Solutions
HSPICE-Quotes
More
White Papers
Custom and Mixed-Signal Design Solution
MOS Device Aging Analysis with HSPICE and CustomSim
De-risking Variation-aware Custom IC Design with Solido Variation Designer and Synopsys HSPICE
Accelerating Analog Simulation with HSPICE Precision Parallel Technology
PLL Noise Analysis with HSPICE RF
HSPICE Testbench Technologies for Analog & RFIC Design
More
Webinars
Get the Most from Your HSPICE Simulation
Avoid EM & IR-drop Effects in Custom IP Blocks
Regression and Analysis for Mixed-Signal Verification
Jitter Analysis Using HSPICE Transient Noise Techniques
Mixed-Signal Design Verification Techniques
Advances in Circuit Analysis with Custom Designer SAE
Accelerate Analog Simulation with HSPICE
More
Videos
Introducing HSPICE Precision Parallel Technology
DAC 2011: SPICE Up Your Chip: Achieving Fast, Accurate AMS Verification
HSPICE SIG: A Converging Analog World: Silicon, Package and System
HSPICE Mini Demos
IMS MicroApp Video: Causality Considerations for Multi-Gigabit StatEye Analysis
More
Training Courses
HSPICE Essentials
NanoSim
More
WHAT’S NEW IN HSPICE
HSPICE Integrator Program
Signal Integrity Users Forum
Device Models Supported
Download Verilog-A Models
CUSTOM IMPLEMENTATION
VCS
© 2012 Synopsys, Inc. All Rights Reserved.
Contact us
|
Locations
|
Privacy
|
Legal
|
RSS