China 简体中文 Japan 日本语 United States English
International Office Locations
Articles 


A scalable approach to speeding physical verification
Physical verification runtimes and memory usage have exploded with the increasing number of design rules, their subsequent complexity and the size of chips to be verified.
Jul 21, 2004