| IC Compiler Ecosystem |
Hear from designers who share how they have relied on the IC Compiler ecosystem to achieve faster time to results and improved productivity.
JC Lin
Oct 01, 2009 |
|
| Faster Power/Ground Grid Closure with In-Design Rail Analysis |
Join our experts to learn how you can use in-design rail analysis to analyze and debug voltage drop, power up and electromigration (EM) effects as early as placement, helping you accelerate the path to final design closure.
Tom Chau
Jun 25, 2009 |
|
| Faster Design Closure with Congestion Minimization |
This webinar will show you how predictable routing congestion from synthesis to tapeout eliminates unnecessary iterations, speeding up your overall turnaround time.
Janet Olson
Jun 09, 2009 |
|
| In-Design PV for Faster Time-to-Tapeout |
Synopsys’ physical design and verification technologists will show you how in-design physical verification combines timing awareness and signoff accuracy to speed up your tapeout schedule.
Kerstin McKay
May 13, 2009 |
|
| Accelerating Time-to-SI Closure |
Attend this webinar to learn how to use signoff-driven SI-closure to keep your schedule on track and your performance on target.
Dr. Henry Sheng,
Dr. Jinan Lou
Mar 31, 2009 |
|