| Product Description | Synplify® | Synplify Pro® | Synplify® Premier |
|---|
| Behavior Extracting Synthesis Technology® (BEST™) produces globally optimized results for very large FPGAs | 
|
|
|
| Comprehensive Language Compiler for supporting a wide range of Verilog and VHDL language constructs |
|
|
|
| SCOPE® constraints editor for spreadsheet-like entry of design constraints for synthesis, place and route |
|
|
|
| Integrated module generation for high-performing, area-efficient implementations of arithmetic/datapath functions |
|
|
|
| Automatic RAM inferencing for technology independent RTL source code |
|
|
|
| Integrated language-sensitive HDL source code editor with syntax checker |
|
|
|
| Customized mapping software for each FPGA device family ensures optimal implementation and technology independence |
|
|
|
| Integration with VCS Simulator |
|
|
|
| HDL Analyst® automatically produces an RTL schematic of your design for analysis and cross-probing with RTL source code | Option |
|
|
| Management of multiple design implementations for larger team-oriented design projects | |
|
|
| Mixed Verilog, System Verilog and VHDL language support | |
|
|
| FSM Explorer for optimal implementation of encoding for finite state machines with a graphical state machine viewer | |
|
|
| Automatic re-timing (balancing registers across combinatorial logic) for improved performance | |
|
|
| Timing knowledge of Altera Megafunctions and Xilinx CoreGen modules enables system-level optimizations | |
|
|
| System Designer™ for system design and assembly of IP-XACT components | |
|
|
| Automatic gated-clock and generated clock conversion for efficient implementation of RTL written for an ASIC / SOC | |
|
|
| Integrated RTL instrumentation and debug of operating FPGAs | | |
|
| Incremental RTL debug flow | | |
|
| DesignWare® library support for easy ASIC code migration into an FPGA for prototyping | | |
|
| Graph-based physical synthesis for fast timing closure and a push-button performance boost | | |
|
| Enhanced Synthesis Mode uses physical information to produce a more highly optimized netlist than standard logic synthesis | | |
|
| Fast Synthesis Mode for fast design iterations | | |
|
| Vectorless generation of switching activity (SAIF) for power analysis | | |
|
| Design Planner™ OPTIONAL product for guiding the physical synthesis process with an RTL design plan (floorplan) | | | Option |