The low-power forum, moderated by Neel Das of Tallika Corp., explores topics such as clock gating, leakage power, low power design architecture, power modeling, power gating, multi-voltage design and more. If your professional interests involve low-power design, please join the discussion.

The Saber design forum, moderated by Peter Wilson of the University of Southampton (UK), is focused on signal-flow algorithms, software control and the simulation of physical effects in engineering domains such as hydraulic, electronic, mechanical and thermal. Are you a Saber user? Then please join us and add to the conversation.

The verification forum, moderated by Mike Bartley of ClearSpeed Technologies, provides an opportunity to discuss and exchange ideas on digital and AMS verification. If you’re working in the areas of system analysis and design, functional equivalence checking, or RTL, low-power or mixed signal verification, we welcome you to join the conversation.

Your online resource for the proven VMM verification methodology