This presentation describes the common challenges and solutions in the design and verification of SoCs striving for power and performance efficiency. In particular, we discuss how ARM's IEM technology can control power and performance, focusing on the integration of ARM cores, IEM technology, and the process of architecting and verifying a low power scheme using these components. We also provide guidance in the hardware and software partitioning of low power schemes.
Srikanth Jadcherla, Group Director of R&D, Synopsys --
Prapanna Tiwari, Manager, Corporate Applications Engineer, Synopsys
DOWNLOAD PRESENTATION (PDF)