INTERNATIONAL
|
SOLVNET
Home
Solutions
End-to-End Solutions
Eclypse Low Power Solution
Presentations
Presentations
Multi-Voltage Implementation Methodology Using UPF
Jeffrey Lee and Aparna Lokanathan, Synopsys
Hierarchical IEEE P1801 UPF Flow Case Study
Frank Malloy, Mallik Devulapalli and Dan Zhang, Synopsys
Achieve Higher Performance and Lower Power Consumption for Mass Storage Designs with SATA Device IP
Bjorn Widerstrom, Synopsys
Galaxy Test:Power-Aware DFT/ATPG and Technical Updates
Adam Cron, Synopsys
LOW POWER WEBINAR
Low Power Architecture Exploration for ASIC Algorithm Implementation
New White Paper
Synopsys Eclypse Low Power Solution
Webinar
Fundamentals of Low Power IC Design
Low-Power Design Community
An Inside Look At Transaction-Level Power Modeling
Press Release
Jul
20
DesignWare minPower Components extend battery life and reduce power consumption
News
Synopsys' Eclypse Low Power Solution Enables Fujitsu Microelectronics to Cut....
Synopsys Broadens DesignWare SATA Solution With Device IP
Euphonic Technologies Achieves First-Pass Silicon Success With DesignWare IP
Synopsys and UMC Release 65-Nanometer Low Power Design Flow
Synopsys Delivers 45-Nanometer Low Power Reference Flow
Synopsys Delivers Comprehensive Design Support for TSMC 40-Nanometer Process
ARM, Renesas Technology and Synopsys Define Industry's First Low-Power
More
All Synopsys News
Articles
An Inside Look At Transaction-Level Power Modeling
Verification Methodology for Low Power: Your Blueprint to Working Silicon
Architectural Issues for Power Gating
Automating low-power design – a progress report
Viewpoint: Boost verification accuracy with low-power assertions
Powered Down
Static Checks for Power Management at RTL
More
Blogs
Magic Blue Smoke
The Standards Game
More
White Papers
Synopsys Eclypse Low Power Solution
Eclypse Low Power Solution: Clock Tree Synthesis
Implementing an End-to-End Low Power Multi-Voltage Methodology
More
Technical Papers
Low Power Verification Methodology for DSP Core using SVTB
Power and Signal Reliability using HSIMPlus
Automated Design Flow for Reducing Power in a High Performance Synthesizable Processor Core
A predictable approach of reducing clock-tree power using IC Compiler Low-power CTS
Design for Power Gating – and what UPF can, and cannot, do for you!
Leakage Power Optimization: An improved synthesis methodology
Power Rail Noise Minimization for EMC-aware Design
More
Presentations
Multi-Voltage Implementation Methodology Using UPF
Hierarchical IEEE P1801 UPF Flow Case Study
Achieve Higher Performance and Lower Power Consumption for Mass Storage Designs with SATA Device IP
Galaxy Test:Power-Aware DFT/ATPG and Technical Updates
More
Webinars
Fundamentals of Low Power IC Design
More
Videos
Mike Keating: The Future of Low Power 2008
Godwin Maben: Low Power Trends and Methodology
Design and Verification of Ultra Low Power SoCs with ARM Cores
Low Power Challenges
Implementation of Low Power Designs
Low Power Physical IP
High Performance and Low Power
More
Forums
Low Power Forum
More
LPMM Textbook
Lynx Design System
Partners
Training
SNUG
Customer Testimonials
© 2010 Synopsys, Inc. All Rights Reserved.
Contact us
|
Locations
|
Privacy
|
Legal
|
RSS