NewsLetters

China 简体中文 Japan 日本语 United States English
International Office Locations

Home

NewsLetters

Newsletters

View Archive


	DesignWare Technical Bulletin - Q1-10

	DesignWare Technical Bulletin - Q2-09

	DesignWare Technical Bulletin - Q3-08 Connecting a Standard SRAM Device to an AMBA 3 AXI Subsystem Using the DesignWare Generic Slave How to Connect Your DesignWare USB 2.0 nanoPHY to Your DesignWare USB 2.0 OTG Controller DesignWare Verification IP Quickstart for AMBA 3 AXI: A New View into Documentation New Release of DesignWare Verification IP for OCP

	DesignWare Technical Bulletin - Q2-08 PCI Express Switch Enumeration Using VMM-Based DesignWare Verification IP USB 2.0 IP with Link Power Management Extension Functional Coverage Techniques: Leveraging DesignWare Verification IP and VMM for Efficient Testbenches Virtualize Your Connectivity IP with DesignWare System-Level Library

	DesignWare Technical Bulletin - Q1-08 Synopsys Enhances DesignWare IP for DDR2 and DDR3 Update to Six DesignWare Building Block IP Application Notes USB High Speed Inter-Chip (HSIC) IP: What is it? And why should I use it? Know Your Protocol: A Verification IP Perspective DDR2/3 SDRAM Controller Options: Protocol or Memory Controller Building a Bridge from PCI Express to AMBA 3 AXI On-Chip Bus Latest DesignWare IP SolvNet Articles

	DesignWare Technical Bulletin - Q4-07 New Datapath and Building Block IP in 2007.12 Release of the DesignWare Library Tradeoffs Between Combinational and Sequential Dividers Low Power Methodology Demystified: Insights into the LPMM Understanding the DesignWare USB 2.0 Host Controller's New Feature for OHCI Clocks PCI Express 2.0: Comparing 2.5-Gbps Solutions Versus 5.0-Gbps New SolvNet Articles for DesignWare IP for AMBA

	DesignWare Technical Bulletin - Q3-07 A Cheat Sheet for the DesignWare Solutions for AMBA IP A Guide to Understanding the Latest Enhancements for DesignWare Synthesizable IP for AMBA 3 AXI Interconnect Fabric Synopsys Enhances DesignWare Synthesizable IP for AMBA 3 AXI Interconnect Fabric Get the Latest Product Information on DesignWare IP Through myDesignWare.com Extending Open Core Protocol (OCP) Functionality with VMM: Implementing a Slave Memory for Verification IP Synopsys DesignWare Verification IP Supports PCI Express Gen II and PIPE 1.87 Specifications

	DesignWare Technical Bulletin - Q2-07 Overview of 2007.04a Release of DesignWare Synthesizable IP for AMBA 2.0 and AMBA 3 AXI New Download and Installation Process for DesignWare Synthesizable IP for AMBA 2.0 and AMBA 3 AXI DDR2 SNUG Tutorial: DDR2-533 and Beyond with DesignWare Memory Interface IP Pipelining with DesignWare Building Block IP Latest Update to DesignWare Documentation and STARS-on-the-web An Introduction to Synopsys' New SATA AHCI Digital Core Solution New Release of DesignWare Verification IP for I2C is now available for download

	DesignWare Technical Bulletin - Q1-07 2007.03 DesignWare Library Datapath and Building Block IP - DesignWare® Library introduces 19 new Building Block IPs in the 2007.03 release IP and TCP/UDP Checksum Offload Functionality and its Support in Synopsys' DesignWare Ethernet MAC 10/100/1000 - Universal Core New SolvNet articles on DW IIP, VIP and DW Cores featuring AMBA, PCI Express and more Updates to TSMC Nexsys Libraries for the 65-nm and 90-nm Process Technology DesignWare Verification IP adds support for SystemVerilog and VMM in VCS-MX DesignWare Verification IP for OCP 2.1 (Open Core Protocol) - Now at Production Release and Ready for Download DesignWare Introduces Port Monitor Verification IP for the AMBA 3 AXI Protocol DesignWare Verification IP adds native performance in VCS for Verilog-based Testbenches

	DesignWare Technical Bulletin - Q4-06 Using DW_ahb_dmac in an AXI Subsystem Connecting an AMBA 2.0 AHB Subsystem to an AMBA 3 AXI Subystem DesignWare Introduces the AMBA 3 AXI to APB3 Bridge and Fabric Synthesizable IP DesignWare Introduces Bi-Directional Command Support in Interconnect Fabric for AMBA 3 AXI Performance of Different Multipliers in the DesignWare Building Block IP

	DesignWare Technical Bulletin - Q3-06 coreTools 2006.03 is now available What's New in 2006.06 DesignWare Library Datapath and Building Block IP New Floating Point Components in DesignWare Library XGXS-PCS IP - PCS for 10G Ethernet eXtender Sublayer

	DesignWare Technical Bulletin - Q2-06 Deciding on FIFO Sizes When Implementing DW Digital Cores