China 简体中文 Japan 日本语 United States English
International Office Locations
DesignWare MIPI IP Solutions 

Overview 

Synopsys provides a growing portfolio of IP for MIPI interfaces, including controllers and PHYS. The Mobile Industry Processor Interface (MIPI) Alliance defines a set of standard hardware interfaces between mobile baseband processors, RF integrated circuits (ICs) and peripheral devices typically found in smartphones and other handheld consumer products. Leading providers of system-on-chips (SoCs) are adopting these standards to improve interoperability and reduce system cost for their next-generation products. The DesignWare MIPI 4G DigRF Master Controller IP and M-PHY IP solution complements the silicon proven DesignWare 3G DigRF IP solution by enabling significantly increased throughput and simplified integration and interoperability between the RF transceiver IC and baseband IC (BBIC). Synopsys also provides the silicon proven DesignWare MIPI D-PHY, which enables integration of the MIPI Camera Serial Interface (CSI-2), Display Serial Interface (DSI) and Unified Protocol (UniPro) standard interfaces. Synopsys' high-quality DesignWare IP solutions for MIPI help designers accelerate the development of next-generation mobile devices requiring high-bandwidth connectivity and support for multi-megapixel cameras and high definition displays.

  • Products
 
  • 4G DigRF
  • Master controller for MIPI DigRF v4 standard interfacemore

 
Area, power and pin count efficient interface for advanced LTE and Mobile WiMax Baseband SoCs and RFICs

  • M-PHY
  • Physical Layer for DigRF v4 and UniPro standard interfacesmore

 
High-performance, low-power MIPI M-PHY supporting Gear 1A/1B speeds in advanced technology nodes

  • 3G DigRF
  • Controllers and PHYs for MIPI DigRF V3 standard interface more

 
Area, power and pin count efficient digital interface for Baseband and RFIC targeting dual-mode 2.5G / 3G mobile phone systems

  • CSI-2
  • Synthesizable controller for MIPI CSI-2 Host applicationmore

 
Compliant to MIPI CSI-2 specification rev 1.0. Supports 1 to 4 Rx data lanes with D-PHY PPI interface and 32bit pixel output format

  • D-PHY
  • Physical Layer for MIPI CSI-2, DSI and UniPro standard interfaces more

 
High-performance, low power MIPI D-PHY. Up to 1Gb/s serial interface available in advanced technology nodes



Search Tools
NewsArticlesBlogsSuccess StoriesWhite PapersWebinarsVideosNewsletters