|
The DesignWare Library contains the essential infrastructure IP for design and verification including datapath components, AMBA On-Chip Bus and microcontrollers (8051, 6811). In addition, the DesignWare Library also provides a broad portfolio of verification IP for standard bus & I/Os (PCI Express, USB, SATA, Star IP…) and Foundry Libraries. With over 25,000 designers using the DesignWare Library, you can be assured that all the IP is developed with the high quality and ease of use. A single license gives designers access to all the synthesizable and verification IP in the library.
| | The IP is tightly integrated into the Synopsys synthesis environment and allows transparent, high-level optimization of performance during synthesis |
- AMBA
| Comprehensive IP solutions for AMBA 3 AXI and AMBA 2.0 Protocols | more |
| Infrastructure/Fabric | The DesignWare IP solutions for the AMBA® interconnect includes synthesizable IP, verification IP and an automated method for subsystem assembly. |
|
| DMA Controller | The highly optimized centralized DMA Controller supports up to 8 channels each with dedicated channel buffers. |
|
| DDR/SDRAM/SRAM Memory Controller | The multi-purpose memory controller supports a wide variety of standard memory devices and provides flexible configuration options. |
|
| APB General Peripheral | The highly configurable APB general peripherals provide designers with the flexibility to tailor the components to the desired design requirements. |
|
| APB Advanced Peripheral | The highly configurable APB Advanced Peripheral provide designers with the flexibility to tailor the components to their desired design requirements |
|
| Verification IP | Synopsys provides designers with the broadest portfolio of verification IP supporting the most popular bus protocols.  DOWNLOAD DATASHEET |
| TSMC | TSMC Libraries are developed and process tuned to TSMC semiconductor technologies. Each logic and I/O cell is validated in silicon. TSMC Libraries Overview |
|
| Chartered | High performance standard cells, I/Os and memory compilers optimized for Chartered's 0.35um, 0.25um, 0.18um and 0.13um process offerings Chartered Libraries Datasheet |
| 8051 | The DesignWare 8051 core provides up to three times performance improvement over the standard 8051 when operating at the same clock rate. DOWNLOAD DATASHEET |
|
| 6811 | The DesignWare 6811 core implements the full M68HC11 instruction set and provides a rich set of configurable, optional peripherals DOWNLOAD DATASHEET |
- Star IP
| High performance, high value IP from leading Star IP providers | more |
| PowerPC 405 | Fully synthesizable PowerPC 405 processor core employing the scalable and flexible Power ISA™ 2.03 and optimized for embedded applications. |
|
| PowerPC 460 | Fully synthesizable PowerPC™ 460 Processor Core, which implements the flexible and powerful Book-E Enhanced PowerPC Architecture™. Fully synthesizable PowerPC™ 460 Processor Core, which implements the flexible and powerful Book-E Enhanced PowerPC Architecture™. |
|
| NXP CoolFlux | A synthesizable 24-bit DSP Core for ultra-low power applications like portable audio encoding/decoding, sound enhancement, and noise suppression |
|
| Nios II Processor | An ASIC-optimized version of Altera's Nios II processor core, this synthesizable microprocessor allows designers to configure and scale their design using their industry-standard ASIC design flow. |
| | Synopsys provides designers with a broad portfolio of verification IP supporting the most popular bus protocols such as AMBA, PCI Express and USB |
- Improves quality of results (QoR) for Datapath intensive designs
- Most comprehensive portfolio of synthesizable & verification IP
- Reduces risk with the most widely used, silicon proven IP
- Accelerates time to market
- Reduces development cost and improves design reliability
- Optimized for Synopsys Galaxy Design Platform and Discovery Verification Platform
|