


Synopsys SystemVerilog Update

Steve Smith


Senior Director, Platform Marketing

Synopsys Verification Group



SYNOPSYS[®]
Predictable Success




SystemVerilog: Unifying Design and Verification



Fragmented Verification

Single, Unified Language

SystemVerilog Increases Productivity



- Extends Verilog to Higher Abstraction
- 2-5x less code
- No change in synthesis flow

- Full native testbench
- 2-5X faster verification

- Built-in assertions
- Capture intent in RTL code
- Pinpoint design errors quickly

SystemVerilog is an IEEE Standard

IEEE APPROVES SYSTEMVERILOG® and VERILOG® STANDARDS FOR ELECTRONIC DESIGN

PISCATAWAY, N.J., USA, 9 November 2005 The IEEE today announced that it has approved SystemVerilog, IEEE Std 1800(TM)-2005, as a new standard and has approved Verilog, IEEE Std 1364(TM)-2005, as a revision to the popular Verilog hardware description language (HDL). SystemVerilog extends the Verilog language, the predominant language used for chip design, to address the growing complexity of electronic system and semiconductor designs. SystemVerilog is a unified language for hardware design, specification, and verification that was developed within the IEEE Standard Association's Corporate Program. The revision corrects minor errors.

The broad IEEE SystemVerilog 1800 standard provides validation, especially for large-gate-count, IP description and verification language (HDV), advanced design modeling capabilities, testbench language, and a richer coupling with other IP semiconductor and system design communities. Verification work flows more efficient. It also leverages existing designs and intellectual property.

"IEEE 1800 enhances the Verilog HDL to key SystemVerilog 1800 Working Group and Verilog design and verification language, allowing design pipelines, greater logic functionality and a high transfer level code."



ACCELLERA APPLAUDS IEEE 1800™ SYSTEMVERILOG STANDARD APPROVAL

Electronic Design Industry Backs Standard for System-on-Chip Design and Verification

NAPA, California – November 9, 2005- Accellera, the electronics industry organization focusing on electronic design automation (EDA) standards, today welcomed the Institute of Electrical and Electronics Engineers' (IEEE) announcement that it has approved the SystemVerilog hardware description and verification language as IEEE Std.1800™-2005, "Standard for SystemVerilog Unified Hardware Design, Specification and Verification Language." The rapid approval by the IEEE through its Corporate Standards Program finalizes the accreditation process and provides design and verification engineers assurance that their SystemVerilog system-on-chip (SoC) designs are based on a single, stable standard.












70 SystemVerilog Catalyst Program Members



Growing SystemVerilog Ecosystem




Industry's First Verification Library with Support for SystemVerilog and VMM

AMBA 3 AXI	
AMBA 2 AHB/APB	
Serial ATA I & II	
PCI Express	
USB On-the-Go	
USB 1.1 / 2.0	
PCI / PCI-X / PCI-X 2.0	
10/100/1G/10G Ethernet	
Serial I/O	
I ² C	
> 10,000 Memory Models	

VCS Verification Library


- 5X higher verification performance with VCS and Pioneer-NTB
- Supports industry's popular bus standards
- VMM-compliant Reference Verification Methodology

Rapid Growth in SystemVerilog Use



Source: Synopsys User Group (Boston) Survey September 2005

First Complete SV Design & Verif. Flow



Learn More

SystemVerilog - Mozilla Firefox
http://www.synopsys.com/SystemVerilog/home.html

SystemVerilog Synopsys: The SystemVerilog Leader **SYNOPSYS®**

TESTIMONIALS NEWS RESOURCES BOOKS

VERIFICATION
DESIGN

First Complete SystemVerilog Design and Verification Flow

ARCHITECTURE

VERIFICATION

- TRANSACTION-LEVEL MODELING & SIMULATION **VCS**
- TESTBENCH AUTOMATION **VCS, PIONEER-NTB**
- FUNCTIONAL COVERAGE **VCS, PIONEER-NTB**
- VERIFICATION IP **VCS VERIFICATION LIBRARY**
- DYNAMIC ASSERTION ANALYSIS **VCS, PIONEER-NTB**
- RTL CHECKING **LEDA**
- FORMAL AND HYBRID ASSERTION ANALYSIS **MAGELLAN**
- RTL MODELING & SIMULATION **VCS**

DESIGN

- DESIGN CHECKING **LEDA**
- RTL SYNTHESIS **DESIGN COMPILER**
- EQUIVALENCE CHECKING **FORMALITY**

PLACE & ROUTE

Synopsys Complete SystemVerilog Flow

Complete SystemVerilog Flow
IEEE Std 1800™-2005 SystemVerilog is the industry's first unified hardware description and verification language (HDL) standard. SystemVerilog is a major extension of the established Verilog language, and dramatically improves productivity in the development of large-gate-count, IP-based, bus-intensive chips. SystemVerilog is targeted primarily at the chip implementation and verification flow, with powerful links to the system-level design flow. SystemVerilog has been adopted by 100s of semiconductor design companies and supported by more than 75 EDA, IP and training solutions worldwide. Synopsys provides comprehensive support for SystemVerilog throughout its design and verification tool flow.

WHAT PEOPLE ARE SAYING

"After a detailed evaluation of available verification solutions, we chose to adopt Synopsys' VCS solution with its comprehensive support for industry-standard SystemVerilog testbench automation."
Hugues Deneux
General Manager
AMCC France

[MORE TESTIMONIALS >](#)

Trademarks/Copyright ©2006 Synopsys, Inc. All Rights Reserved.

Done

www.synopsys.com/systemverilog